20 meilleures offres (lead custom design engineer) (à pourvoir)

Hardware Engineer, Physical Design
Normal Computing Corporation —Zürich, ZH
- De 200 000 CHF à 400 000 CHF par an
- 100%
- Travail hybride
- Python
Lead Custom Design Engineer
Synthara AG —Zürich, ZH
- Niveau Doctorat
- Niveau Master
- Mentorat
Numerical Modeling Engineer
Proxima Fusion —Zürich, ZH
- 100%
- Niveau Doctorat
- Niveau Master
- C++
Senior Lead - Commercialization Engineer
On AG —Zürich, ZH
- Gestion du personnel
- Niveau Master
- Expérience en supervision
Lead - Pattern Engineer
On AG —Zürich, ZH
- Esprit d'analyse
- Technologies de l'information
- Construction et rénovation
Lead - Polymer Process Engineer, Lightspray
On AG —Zürich, ZH
- Schémas
- Anglais
- Technologies de l'information
Senior Lead - Tooling Engineer
On AG —Zürich, ZH
- Esprit d'analyse
- Gestion de projet
- Technologies de l'information
Lead Software Engineer
Synthara AG —Zürich, ZH
- Bar
- C++
- Python
Senior Lead - Last Engineer
On AG —Zürich, ZH
- Anatomie
- Gestion du personnel
- CAD
Lead - Commercialization Engineer
On AG —Zürich, ZH
- Gestion du personnel
- Niveau Master
- Expérience en supervision
Machine Learning Engineer
Proton —Genève, GE
- Mentorat
- Leadership
- Python
Postuler rapidement
Senior Lead - Pattern Engineer
On AG —Zürich, ZH
- Esprit d'analyse
- Gestion de projet
- Technologies de l'information
Lead - Footwear Tooling Engineer
On AG —Zürich, ZH
- Gestion de projet
- Niveau Licence
- Technologies de l'information
Senior Lead - Staff Software Engineer
On AG —Zürich, ZH
- Bar
- AWS
- Mentorat
il y a 12 jours
Analog Design Engineer
Kandou AI —Saint-Sulpice, VD
- 100%
- Travail hybride
- Niveau Doctorat
- Niveau Master
- Compétences en communication
Postuler rapidement
il y a 3 jours
Senior Frontend Engineer - Angular
Dentsu —Zürich, ZH
- 100%
- Télétravail
- Bar
- Gestion du personnel
- Anglais
- Programme de recommandation
Lead Kernel Engineer/Architect
EPAM Systems, Inc. —Zürich, ZH
- C++
- Niveau Licence
- Sans diplôme d'enseignement supérieur
- Congé parental payé
- Caisse de pension
Lead - Robotics and PLC Engineer
On AG —Zürich, ZH
- Anglais
- Niveau Master
- Contrôleur programmable
Machine Learning Engineer
Proton AG —Genève, GE
- Mentorat
- Leadership
- Python
Experienced Low-Code Engineer (Mendix)
Zühlke —Schlieren, ZH
- 100%
- Microsoft Excel
- Anglais
- Java

Je souhaite recevoir la dernière alerte Emploi pour les postes de ce type : lead custom design engineer

En vous connectant à votre compte, vous acceptez les Conditions d'utilisation de SimplyHired et consentez à notre Politique relative aux cookies et Politique de confidentialité.

Afficher des offres d'emploi dans d'autres lieux

lead custom design engineer jobs near

Tooling Engineer, Zürich, ZH : emplois

Senior Lead Engineer, Zürich, ZH : emplois

Lead Engineer, Zürich, ZH : emplois

Hardware Engineer, Zürich, ZH : emplois

Software Engineer, Zürich, ZH : emplois

Lead Designer, Zürich, ZH : emplois

Modeling Engineer, Zürich, ZH : emplois

Staff Software Engineer, Zürich, ZH : emplois

Robotics Engineer, Zürich, ZH : emplois

Scientific Software Engineer, Zürich, ZH : emplois

Gas Engineer, Zürich, ZH : emplois

Materials Engineer, Windisch, AG : emplois

Junior System Engineer, Zürich, ZH : emplois

Production Engineer, Zürich, ZH : emplois

Tooling Engineer, Bâle, BS : emplois

Data Engineer, Lausanne, VD : emplois

Machine Learning Engineer, Zürich, ZH : emplois

Machine Learning Engineer, Schwende, AI : emplois

Machine Learning Engineer, Canton Zurigo : emplois

Machine Learning Engineer, Genève, GE : emplois

Hardware Engineer, Physical Design

Normal Computing Corporation
Zürich, ZH

Soumettre votre candidature

Détails de l'emploi

100%
De 200 000 CHF à 400 000 CHF par an

Avantages

Logement

Qualifications

Python
Debugging

Description complète du poste

Normal Computing | Build with Us

Normal is an applied AI company solving the hardest problems in AI and silicon. We build foundational hardware and software for the semiconductor industry, critical AI infrastructure, and the broader systems that power our world, in partnership with the world's most advanced institutions. We work as one team across New York City, San Francisco, London, Copenhagen, and Pangyo.

The Role

As a Physical Design Engineer at Normal, you will own the end-to-end silicon realization path, taking complex architectures from synthesis and physical floorplanning all the way through timing signoff and GDSII tapeout. Sitting at the intersection of custom ASIC design and our hardware-algorithm co-designed systems, you will shape physical feasibility early in the design cycle by working shoulder-to-shoulder with RTL and architecture teams. You'll drive the full backend implementation flow—optimizing floorplanning, place-and-route (P&R), clock tree synthesis (CTS), static timing analysis (STA), and physical verification (DRC/LVS) to achieve aggressive power, performance, and area (PPA) targets.

We are looking for a seasoned engineer who thrives in cross-functional environments and takes pride in tapeout-proven execution. The ideal candidate brings a meticulous approach to physical signoff, maintains clarity in fast-paced build cycles, and is excited to solve the physical constraints of novel computing architectures.

What You Will Own

Physical Implementation & Flow: Lead the full netlist-to-GDSII physical design flow, including floorplanning, power grid design, placement, clock tree synthesis (CTS), and place-and-route (P&R).
Timing Closure & STA: Own static timing analysis (STA), timing constraints creation/validation, and signoff timing closure across all operating corners and modes.
Power, Area, and Signal Integrity: Drive physical optimization for power, performance, and area (PPA), as well as power integrity (IR/EM) and crosstalk analysis.
Physical Signoff & Verification: Execute full chip/block physical signoff checks, including DRC, LVS, ERC, and antenna fixes, ensuring seamless handoff to the foundry.
Design & Floorplan Reviews: Collaborate closely with RTL, architecture, and DFT teams to influence early floorplanning, macro placement, pin assignments, and physical feasibility.
Tapeout & Post-Silicon Support: Create and execute tapeout checklists, manage final stream-out processes, and support post-silicon physical debugging and bring-up as needed.

What Makes You a Great Fit

Tapeout Track Record: At least 3+ successful tapeouts from netlist to signoff, ideally across advanced technology nodes.
PD Flow Expertise: Deep hands-on experience with industry-standard physical design tools (e.g., Innovus, IC Compiler II, Tempus, PrimeTime, Pegasus, Calibre) across floorplanning, P&R, CTS, and signoff timing closure.
Backend Debugging Instincts: Strong problem-solving skills in analyzing and resolving STA timing bottlenecks, IR/EM drop issues, crosstalk, and complex DRC/LVS signoff violations.
Cross-Functional Feasibility: Ability to collaborate effectively with RTL, architecture, and DFT teams to influence floorplanning, pin placement, and early physical feasibility.

Bonus Points

Experience at an AI or high-performance compute (HPC) chip startup where design, verification, and PD work in tight iteration cycles.
Experience with custom memory/macro floorplanning, hierarchical top-level implementation, or advanced packaging (e.g., chiplets, 2.5D/3D integration).
Hands-on experience developing or maintaining automated TCL/Python scripting frameworks for physical design flows.

Equal Employment Opportunity Statement

Normal Computing is an Equal Opportunity Employer. We celebrate diversity and are committed to creating an inclusive environment for all employees. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, veteran status, or any other legally protected status.

Accessibility Accommodations

Normal Computing is committed to providing reasonable accommodations to individuals with disabilities. If you need assistance or an accommodation due to a disability, please let us know at [email protected].

Privacy Notice

By submitting your application, you agree that Normal Computing may collect, use, and store your personal information for employment-related purposes in accordance with our Privacy Policy.

Compensation Range: $200K - $400K

Soumettre votre candidature

Affinez votre recherche

lead custom design engineer emplois

Hardware Engineer, Physical Design

Lead Custom Design Engineer

Numerical Modeling Engineer

Senior Lead - Commercialization Engineer

Lead - Pattern Engineer

Lead - Polymer Process Engineer, Lightspray

Senior Lead - Tooling Engineer

Lead Software Engineer

Senior Lead - Last Engineer

Lead - Commercialization Engineer

Machine Learning Engineer

Senior Lead - Pattern Engineer

Lead - Footwear Tooling Engineer

Senior Lead - Staff Software Engineer

Analog Design Engineer

Senior Frontend Engineer - Angular

Lead Kernel Engineer/Architect

Lead - Robotics and PLC Engineer

Machine Learning Engineer

Experienced Low-Code Engineer (Mendix)

Je souhaite recevoir la dernière alerte Emploi pour les postes de ce type : lead custom design engineer

Related Searches

Afficher des offres d'emploi dans d'autres lieux

Normal Computing | Build with Us

The Role

What You Will Own

What Makes You a Great Fit

Bonus Points

Outils pour les chercheurs d'emploi

Outils Employeurs

Parcourir

Garder le contact