11 meilleures offres (computing systems engineer) (à pourvoir)

Standard Custom Design Engineer
Synthara AG —Zürich, ZH
- Niveau Doctorat
- Niveau Master
- Python
Senior Compiler Engineer
NVIDIA —Zürich, ZH
- 100%
- Niveau Master
- C++
- Niveau Licence
Senior Full-stack Java Software Engineer (m/w/d)
Eviden —Zürich, ZH
- Télétravail
- Anglais
- Java
- JavaScript
Technical Lead, XR Semantic Perception
Google —Zürich, ZH
- 100%
- Niveau Doctorat
- Recherche
- Niveau Master
il y a 4 jours
Electronic Design Engineer, Principal
M/A Com Technolgy Solutions —Zürich, ZH
- Niveau Doctorat
- Microsoft Office
- Niveau Master
il y a 12 jours
Principal Engineer, Shopping Graph Core Data
Google —Zürich, ZH
- 100%
- Compétences en communication
il y a 6 jours
Senior Infrastructure Business Operations Manager
Roche —Bâle, BS
- 100%
- Esprit d'analyse
- Niveau Licence
- Compétences en communication
Health & Safety Manager, Data Center Health and Safety , Data Center Health and Safety
Amazon Data Services Switzerland GmbH —Zürich, ZH
- 100%
- Anglais
- AWS
- Construction et rénovation
Senior Compiler Engineer
NextSilicon —Zürich, ZH
- Niveau Doctorat
- Niveau Master
- C++
Postuler rapidement
Principal Cadence Layout Engineer
M/A Com Technolgy Solutions —Zürich, ZH
- Niveau Licence
il y a 12 jours
Senior Marketing Manager
Domera Labs —Zürich, ZH
- De 65 000 CHF à 100 000 CHF par an
- 100%
- Leadership
- Python
Postuler rapidement
il y a 10 jours

Other jobs to consider

Find your next job by exploring related positions.

Data Centre Technician,
Axiom Technologies —Buchs, SG
Unbox and prepare hardware during installation; remove and un-rack. Act as on-site hands for remote teams—executing commands, reporting.
Cloud Technical Consultant
Infoplus Technologies —Bioggio, TI
In case of any gaps, provide solutions to make sure no impacts on service level. Collect and list all the interventions to be applied on applicative layers.
Postuler rapidement

Je souhaite recevoir la dernière alerte Emploi pour les postes de ce type : computing systems engineer

En vous connectant à votre compte, vous acceptez les Conditions d'utilisation de SimplyHired et consentez à notre Politique relative aux cookies et Politique de confidentialité.

Afficher des offres d'emploi dans d'autres lieux

computing systems engineer jobs near

Design Engineer, Zürich, ZH : emplois

Senior Marketing Manager, Zürich, ZH : emplois

Senior Engineer, Zürich, ZH : emplois

Technical Lead, Zürich, ZH : emplois

Principal Software Engineer, Zürich, ZH : emplois

Urban Design, Zürich, ZH : emplois

Design Engineer, Biel Bienne, BE : emplois

3d Design, Kanton Tessin : emplois

Design Engineer, Aarau, AG : emplois

Design Engineer, Basel, BL : emplois

Ai Marketing, Zurigo, ZH : emplois

It Manager, Basel, BS : emplois

Senior Marketing Manager, Genf, GE : emplois

Marketing Manager, Zürich, ZH : emplois

Senior Marketing Manager, Zug, ZG : emplois

Senior Engineer, Visp, VS : emplois

Senior Engineer, Basel, BS : emplois

Validation Engineer, Basel, BS : emplois

Développeur Java Spring, Genf, GE : emplois

Junior Java Entwickler, Zürich, ZH : emplois

Standard Custom Design Engineer

Synthara AG
Zürich, ZH

Soumettre votre candidature

Détails de l'emploi

Qualifications

Niveau Doctorat
Niveau Master
Python

Description complète du poste

Role

Location: Zürich, Switzerland
Seniority: MS +4 years or PhD

Own critical mixed-signal subsystems that bring our compute-in-memory SRAM (ComputeRAM®) from design to silicon and into production. You will design, verify, and characterize custom blocks, including full-custom digital datapaths and memories, and collaborate tightly with our digital and layout teams to hit aggressive PPA and quality targets on modern CMOS nodes, down to 4nm and below. You will deal with multi-disciplinary topics ranging from traditional mixed-signal design to solving digital timing constraints.

What you’ll do

Design & verify mixed-signal circuits/subsystems for ASICs (architecture, transistor-level design, simulation, corners/Monte-Carlo, modelling).
Develop AI-related building blocks as part of our in-memory computing technology.
Partner across disciplines on interfaces, buses/standard-cell boundaries, and timing/power budgets.
Contribute to IP-quality specifications, reviews, reusable verification collateral, and documentation ready for internal reuse and customer delivery.
Continuously improve flows through scripting/automation (e.g., Python/Tcl) for characterization, report generation, and regressions, guaranteeing reproducibility and reliability. (Nice-to-have but valued.)

Outcomes (first 18 months)

Complete and document one or more IP blocks
Tape-in and silicon of at least one sub-system meeting spec across PVT; complete post-production test plan and correlation report signed off.

Requirements

Hands-on sub-28 nm CMOS experience
Quality-oriented approach
Proven design ownership in one or more of: datapath/standard cells design, memory/SRAM design, data-converters, ultra-low-power amps, power-management, references, PLLs, sensor signal processing chains.
Clear technical communication; structured planning; comfort working cross-functionally with digital/custom/layout.

Nice to have

Exposure to datapath/arith/bus/standard-cell co-design boundaries (device-level parasitics, signal-integrity hand-offs, and glitch reduction).
Scripting for automation (Python/Tcl) in mixed-signal flows
Familiarity with compute-in-memory or memory-periphery constraints (matching, IR/EM, variation, testability)

Apply

Send your CV and a short note (2–3 paragraphs on a design you owned, your toughest bug & how you solved it, an intro on what you like to do and how you see yourself as an engineer)

Interview flow (indicative)

30-min intro with HR (role/context)

First Technical deep dive

Second Technical Deep Dive

(Optional) Third Technical Deep Dive

Systems/product conversation with management

Soumettre votre candidature

Affinez votre recherche

computing systems engineer emplois

Standard Custom Design Engineer

Senior Compiler Engineer

Senior Full-stack Java Software Engineer (m/w/d)

Technical Lead, XR Semantic Perception

Electronic Design Engineer, Principal

Principal Engineer, Shopping Graph Core Data

Senior Infrastructure Business Operations Manager

Health & Safety Manager, Data Center Health and Safety , Data Center Health and Safety

Senior Compiler Engineer

Principal Cadence Layout Engineer

Senior Marketing Manager